The paper is about the designing of the low power energy proficient Vedic multiplier on 28nm field programmable gate array. Our motive here is to design a low power energy efficient design and for that reason, we are doing our study on different types of LVCMOS IO standards: LVCMOS_15, LVCMOS_18, LVCMOS_25, LVCMOS_33. 
Abstract:
The paper is about the designing of the low power energy proficient Vedic multiplier on 28nm field programmable gate array. Our motive here is to design a low power energy efficient design and for that reason, we are doing our study on different types of LVCMOS IO standards: LVCMOS_15, LVCMOS_18, LVCMOS_25, LVCMOS_33. To verify the thermal aware design we have taken 5 
I. INTRODUCTION
Multiplication is one of the most imperative hardware chunk in any Digital system in order to perform different operations like frequency filtering, frequency transformation and many other. Some of the major arithmetical operations by the multiplier in the Digital systems are to multiply and accrue. Apart from digital systems, it is a vital wedge in Image Processing systems, Arithmetic and Logical Unit of the processors etc. The former processors were not having a Multiplier block, instead they used multiply routines. However with the enhanced levels of amalgamation in the newest VLSI circuits gradually, the chore of conniving a multiplier block has begin getting enormous fidelity in the devise of digital systems. An additional trait of the multiplier which should be given a lot of anxiety in conniving of the system is Power debauchery. A towering throughput and high performance energy efficient multiplier for the Field Programmable Gate Array (FPGAs) is being proposed in this paper. IO standard play a significant role in power dissipation of design. For that cause, we are going to choose the most energy proficient IO standards in LVCMOS family they are LVCMOS15, LVCMOS18, LVCMOS25 and LVCMOS33. To scrutinize the transformation in this electronic + arithmetic design made on changing the ambient temperature [4] [5] [6] [7] i.e. to verify the thermal aware design we have taken 5 different temperatures from five different areas. The key feature of this projected design is that it is based on ''Ancient Indian Vedic Mathematics''. This paper tells of "Anurpyena Sutra" which can increase the speed of multiplier by reducing the number of repetitions. ISSN: 2456-0065 DOI: 10.21058/gjet.2015.1201
Anurpyena : The upa-sutra 'ANURPYENA' means proportionality. This sutra is extremely helpful to find products of two numbers when both of them are near the common bases that is powers of base 10 Example: In this Method we will take 50 as our working again, and we will take it as 5 x 10 = 50. We write the numbers out, all along with their differences from our operational base (50). 42 -8 48 -2 We cross add/subtract to get 40 .This time however, since we are treating it as 5 x 10 = 50…we multiply 40 x 5. When we do this we get 200. There is 0.544%,0.71%,3.63%,1.21% reduction in MAT for LVCMOS_15, LVCMOS_18, LVCMOS_33, LVCMOS_25 respectively when we range down ambient temperature from 70 0 C to 10 0 C. IV. FUTURE SCOPE By moving from one IO standard LVCMOS to others such as HSTL or HSTL_DCI or SSTL or LVDCI or HSLVDCI, we can discover new alternative to decrease power debauchery. Power debauchery is certain to diverge with various IO standards and the reason after that. This is Kintex-7 based on 28 nm FPGA. There is a wide area to explore this design in latest FPGA's such as Virtex-7, it is based on 28-nm FPGA which makes us proficient to obtain the advantage of deeper sub-micron circuit. 
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